This system shall be used for experiments within computer architecture where large amounts of FPGA resources are necessary. A planned set of experiments shall investigate new multi core architectures. Another set involves evolutionary hardware. A system with only a few, yet large FPGA chips instead of many small chips is desired in order to reduce the implementation complexity.